

【特許請求の範囲】

【請求項1】 一定周波数の基準信号から所定のクロック信号周波数の発振信号を生成するとともにこの発振信号に所定の周波数幅の周波数変調であるディザリングを実施することにより前記クロック信号のノイズスペクトル幅を広げてノイズを拡散し、スペクトルレベルを低下させる位相同期ループ（以下PLL）回路において、前記発振信号が前記周波数変調幅の下限周波数のときこの発振信号を第1の分周比で分周した第1の分周信号の周波数が前記基準信号の周波数と等しく、前記発振信号が前記周波数変調幅の上限周波数のときこの発振信号を第2の分周比で分周した第2の分周信号の周波数が前記基準信号の周波数と等しくなるように可変分周する可変分周回路と、前記基準信号と前記第1又は第2の分周信号との位相比較を行いこれら第1又は第2の分周信号の前記基準信号に対する位相の遅れ進みにそれぞれ対応したパルス信号であるアップ信号又はダウン信号を出力する位相検出回路と、前記アップ信号又はダウン信号の供給を受け前記アップ信号の供給にตอบสนองして前記可変分周回路を前記第1の分周比に設定し、前記ダウン信号の供給にตอบสนองして前記可変分周回路を前記第2の分周比に設定するよう制御する分周比切り替え制御信号を出力することにより前記ディザリングを制御するディザリング制御部とを備えることを特徴とするPLL回路。

【請求項2】 前記基準信号と前記第1又は第2の分周信号の供給にตอบสนองして前記位相比較を行い位相比較結果に対応する前記アップ信号又はダウン信号を出力する前記位相検出回路と、前記アップ信号又はダウン信号の値に対応した直流電圧のチャージ／ディスチャージを行う直流信号である主チャージポンプ信号を出力する主チャージポンプ回路と、前記主チャージポンプ信号の不要高周波成分を除去するとともに所定のループ時定数を与えて発振制御信号を出力する低域通過フィルタと、前記発振制御信号の電圧／電流値に応じた周波数の発振信号を出力する電圧制御発振回路と、前記発振信号の供給を受けこの発振信号を前記ディザリング制御部から供給を受ける分周比切り替え制御信号により前記第1又は第2の分周比で分周し前記第1又は第2の分周信号を出力する前記可変分周回路を有するPLL部を備えることを特徴とする請求項1記載のPLL回路。

【請求項3】 前記ディザリング制御部が、複数のパルスから成る前記アップ信号又はダウン信号の各々の第1パルスを取り込み保持（ラッチ）し前記分周比切り替え制御信号を出力するラッチ回路を備えることを特徴とする請求項1記載のPLL回路。

【請求項4】 前記ディザリング制御部が、前記分周比

切り替え制御信号のレベルに対応して直流電圧のチャージ／ディスチャージを行う直流信号である付加チャージポンプ信号を出力する付加チャージポンプ回路を備えることを特徴とする請求項1記載のPLL回路。

【請求項5】 前記ディザリング制御部が、前記分周比切り替え制御信号のレベルに対応して直流電圧のチャージ／ディスチャージを行う直流信号であるチャージポンプ信号を出力するチャージポンプ回路をそなえ、前記基準信号と前記第1又は第2の分周信号の供給にตอบสนองして前記位相比較を行い位相比較結果に対応する前記アップ信号又はダウン信号を出力する前記位相検出回路と、供給を受けた前記チャージポンプ信号の不要高周波成分を除去するとともに所定のループ時定数を与えて発振制御信号を出力する低域通過フィルタと、前記発振制御信号の電圧／電流値に応じた周波数の発振信号を出力する電圧制御発振回路と、前記発振信号の供給を受けこの発振信号を前記ディザリング制御部から供給を受ける分周比切り替え制御信号により前記第1又は第2の分周比で分周し前記第1又は第2の分周信号を出力する前記可変分周回路を有するPLL部を備えることを特徴とする請求項1記載のPLL回路。

【請求項6】 前記ラッチ回路が、第1入力端に前記アップ信号の供給を受け第2入力端を後述の第2のNORゲートの出力端に接続しこの出力端から前記分周比切り替え制御信号を出力する第1のNORゲートと、第2入力端に前記ダウン信号の供給を受け第1入力端を前記第1のNORゲートの出力端に接続した第2のNORゲートとを備えることを特徴とする請求項3記載のPLL回路。

【請求項7】 付加チャージポンプ回路が、ソースを電源に接続しゲートに前記分周比切り替え制御信号の供給を受けドレインから付加チャージポンプ信号を出力するPチャネル型の第1のMOSトランジスタと、ソースを接地にドレインを第1のMOSトランジスタのドレインにゲートを第1のMOSトランジスタのゲートにそれぞれ接続したNチャネル型の第2のMOSトランジスタとを備えることを特徴とする請求項4記載のPLL回路。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明はPLL回路に関し、特に電磁干渉（EMI）雑音を低減したクロック信号を発生するためのPLL回路に関する。

【0002】

【従来の技術】近年電子機器のデジタル化が急激に進み、これに伴って、デジタル回路の動作に起因するEMI雑音の量も拡大の一途をたどり、その低減が大きな問題となってきた。この種のEMI雑音の発生源と

して、最も大きい比重を占めるものとしてクロックノイズがある。クロックノイズは、ディジタル回路の動作の基準になっているクロック信号に起因するノイズである。公知のように、クロックノイズは、クロック周波数の奇数倍周波数の成分から成るスペクトルを有する。このスペクトルは、クロック信号の周波数精度が向上するほど、スペクトル幅が狭くなり、スペクトルレベルは逆に高くなる。

【0003】クロックノイズ低減の方法として、近年、クロック信号を周波数変調することにより、クロック周波数対応のノイズスペクトル幅を拡げてノイズを拡散し、スペクトルレベルを低下させる、クロックディザリング技術が注目されている。

【0004】例えば、実開平4-75469号公報（文献1）記載の不要輻射雑音を抑制した電子装置は、電圧制御発振器から出力するクロック信号にわずかな周波数変調をかけることにより、クロック信号の不要輻射（ノイズ）成分のスペクトルの鋭さを低減し、また、分散化させることにより、周波数軸上の集中度を低減させるというものである。

【0005】特開平8-125564号公報（文献2）記載の放射低減装置は、所定周波数のクロックを発振するQが高いクロック発振回路と、所定周波数の変調信号を発振する変調信号発振回路と、クロックを変調信号で周波数変調する変調回路とを備え、Qが高いクロック発振出力を周波数変調するよう構成したことにより変調の浅い所望のクロックディザリングを行うというものである。

【0006】一定周波数の基準信号から、所定の周波数のシステムクロックを生成する一般的な方法は、位相同期ループ（PLL）回路を用いるものである。

【0007】PLL回路は、基本的に、3つの基本部分、すなわち、位相検出部、ループフィルタ部、及び電圧制御発振部（VCO）から成る。位相検出部は、基準クロック信号を受け取る第1入力と、VCO出力信号又はその分周信号（ここでは説明の便宜上両方一括して帰還信号という）を受け取る第2入力とを有する。また、帰還信号はPLL回路の入力でもある。位相検出部は、ループフィルタ部に接続された出力を有し、ループフィルタ部は、VCOに接続された出力を有する。

【0008】動作中、位相検出部は、基準クロック信号と帰還信号の両入力信号間の位相差に比例する位相検出信号を出力する。位相検出信号の供給に応答して、ループフィルタ部は、この位相検出信号の関数であるフィルタ出力信号を出力する。VCOは、フィルタ出力信号の電圧（又は電流）に比例する周波数の発振信号、すなわちVCO出力信号を出力する。上記のように、VCO出力信号は、そのまま又は所定の分周比で分周し位相検出部の第2入力に帰還信号として帰還される。この帰還信号は、VCO出力信号が基準クロック信号と位相同期す

るために必要である。

【0009】この一般的なPLL（以下通常PLL）の動作を時間対発振周波数のグラフで示す図5（A）を参照すると、ここでは説明の便宜上、VCOの出力信号（発振信号）POの中心周波数を100MHz、基準クロック信号の周波数を1MHz、発振信号POを分周して生成する帰還信号の分周比を100とする。図に示すように、通常PLLでは、発振信号POの周波数にロックするので、発振信号POの周波数は100MHz一定である。この場合の発振信号PO対応のシステムクロックのノイズ成分スペクトルは、図5（B）に模式的に示すように、100MHzの奇数倍高調波（以下単に高調波）成分に集中する。なお、この図では説明の便宜上、ノイズスペクトルの各周波数（300MHz、500MHz、・・・）成分のレベルを一括して基本波の周波数で表示している。

【0010】クロックディザリング技術により、発振信号POの周波数の1%すなわち、±1MHzの周波数変調をかけた場合の時間対発振周波数をグラフで示す図5（C）を参照すると、発振信号POの周波数は時間経過に従い100MHzを中心に、99MHzから101MHzまでの周波数範囲を一定の変化率で変化する。この場合の発振信号PO対応のシステムクロックのノイズ成分スペクトルは、図5（B）と同様に図5（D）に模式的に示すように、通常PLLの発振信号に比較するとノイズスペクトルの周波数帯域が99MHzから101MHzまでの周波数をカバーし、スペクトルレベルは相当低減している。なお、クロックディザリング幅としては、上述した発振信号POの周波数の1%程度が一般的に用いられている。

【0011】PLL回路を用い、クロックディザリングによるEMI雑音低減を図った例として、特開平9-289527号公報（文献3）記載のディジタルシステムにおける電磁妨害雑音の放射を抑制するための方法及び装置は、基底信号から所望の平均周波数を有する第1の信号を導き出し、該第1の信号を周波数変調して変調基準信号を得る。PLL回路を含むクロック発生回路は変調基準信号に基づきクロックを発生する。変調基準信号の電磁妨害雑音の放射が、第1の周波数帯域にわたって拡散され、かつ、クロック信号の電磁妨害雑音の放射が、第2の周波数帯域にわたって拡散されるというものである。

【0012】また、特開平9-98152号公報（文献4）記載の拡散スペクトルクロック生成装置は、基準周波数クロック信号を生成する発振器と、この発振器と協調して基本周波数と基本周波数の調波での低減された振幅EMIスペクトル成分とを有する拡散スペクトルクロック信号を生成する拡散スペクトルクロック生成装置とを含み、この拡散スペクトルクロック生成装置の好ましい例は、VCOを含むPLL回路を含み一連のクロック

パルスを生成するクロックパルス生成装置と、クロックパルス生成装置を周波数変調して、EMIスペクトル成分のスペクトル幅を広げてその振幅を平坦化する拡散スペクトル変調器を含む。この拡散スペクトル変調器は、デジタル値を記憶するテーブルと、カウンタ自体のそれぞれ異なるカウントで上記テーブルにアドレスする第1のカウントと、制御入力を有する上記PLL回路と、上記基準周波数クロック信号を入力し、上記PLL回路に制御入力を提供する第2のカウントと、上記PLL回路からの信号と上記記憶されたデジタル値を上記VCOの制御用の信号に変換した変換信号とを組み合わせ、この組み合わせ信号を制御信号として上記VCOに供給する手段を備えるというものである。

【0013】文献4等に記載のPLL回路を本発明と対比するためその要点部分のみを取り出した従来のPLL回路をブロックで示す図6を参照すると、この従来のPLL回路は、基準周波数信号Rの供給を受け後述する変調回路が動作しない場合中心周波数がこの基準周波数信号Rに位相同期するように動作して発振信号POを出力する通常のPLL回路であるPLL部1と、基準信号Rの供給を受けこの基準信号Rの周波数に基づき発振信号POに所定の周波数変調をかける変調回路3とを備える。

【0014】PLL部1は、基準信号Rと発振信号POを所定分周比で分周した分周信号Dとを位相比較し比較結果に対応してアップ信号UP又はダウン信号DN（以下アップ信号UP／ダウン信号DN）をそれぞれ出力する位相比較回路（以下PFD）11と、供給を受けたアップ信号UP／ダウン信号DNの値に対応して直流電圧信号であるチャージポンプ信号PCを発生するチャージポンプ回路（以下CP）12と、チャージポンプ信号PCを平滑化し不要な高周波成分を除去するとともに所定のループ時定数を与えた発振制御信号COを出力する低域通過フィルタ（以下LPF）13と、発振制御信号COの値により周波数が制御され発振信号POを出力する電圧制御発振器（以下VCO）14と、発振信号POを所定分周比で分周し分周信号Dを出力する分周比が可変の可変分周器（以下DIV）15とを備える。

【0015】変調回路3は、基準信号Rの供給を受けこの基準信号Rをカウントしカウント値が所定数に達した時DIV15の分周比を所定の範囲及び所定のパターンで切り替える分周比切り替え信号CXをDIV15に供給する変調カウンタ31を備える。

【0016】次に、図6及び各部波形をタイムチャートで示す図7を参照して、従来のPLL回路の動作について説明すると、PLL部1のPFD11は、外部から供給を受ける基準信号RとDIV15から帰還される分周信号Dとの位相比較を行い、比較結果に対応して分周信号Dが基準信号Rより遅れている場合はアップ信号UPを逆に分周信号Dが基準信号Rより進んでいる場合はダ

ウン信号DNをそれぞれ出力し、CP12に供給する。ここで、アップ信号UP／ダウン信号DNの値は、位相差に対応する所定サンプリング期間におけるパルス数（以下パルス数）として表す。すなわち、位相差が大きい場合はこのパルス数が大きくなり、位相差が小さくなるとパルス数が減少する。位相差が無い場合、すなわち位相差が0のときは、上記パルス数は0となる。CP12はアップ信号UP／ダウン信号DNの値、すなわち、上記パルス数に応じたチャージポンプ信号PCを発生し、LPF13に供給する。LPF13はチャージポンプ信号PCを平滑化し不要な高周波成分を除去するとともに所定のループ時定数を与えて発振制御信号COを出力する。VCO14は、発振制御信号COの値により周波数が制御され発振信号POを発生し、外部に出力するとともに、DIV15に供給する。DIV15は発振信号POが所定中心周波数のとき所定の基準信号周波数と同一の分周信号を発生する分周比である基本分周比で発振信号POを分周し分周信号Dを出力してPFD11に帰還する。

【0017】変調回路3の変調カウンタ31は、供給を受けた基準信号Rをカウントし、カウント値が予め設定した一定数に達した時、分周比切り替え信号CXを発生する。すなわち、この基準信号のカウントは分周比切り替えのための一定の期間を設定するものである。

【0018】説明の便宜上、再度上述した数値例、すなわち、発振信号POの中心周波数を100MHz、基準信号Rの周波数を1MHz、DIV15の分周比を100、周波数変調（ディザリング周波数）幅を±1MHzを用いて、説明する。

【0019】再度図7を参照すると、まず、初期状態として変調カウンタが動作しておらず、従って、発振信号POの周波数は中心周波数100MHzにロックし、DIV15の分周比は100に設定されているものとする。従って、分周信号Dの周波数は1MHzであり、これは基準信号Rの周波数と同一である。PFD11は基準信号Rと分周信号Dとの間に位相差がないので、アップ信号UP／ダウン信号DNのいずれも出力しない。すなわち、アップ信号UP／ダウン信号DNのパルス数は0である。

【0020】次に、ある時点T1で分周比切り替え信号CXが発生し、分周比を101に切り替えると、この切り替え時点ではPLLのループ時定数により、発振信号POの周波数は中心周波数100MHzのロック状態を保持している。一方、分周信号Dは初期状態の1MHzから100/101=0.9900990MHz（以下説明の便宜上0.99MHzとする）に低下する。従って、PFD11は、分周信号Dが基準信号Rより位相が遅れ、アップ信号UPとして、例えば4パルスを発生し、CP12に供給する。このとき、ダウン信号DNの値、すなわちパルス数は0である。これにより、CP1

2は対応する正チャージポンプ信号PCを出力し、LPF13は正チャージポンプ信号PCの供給にตอบสนองして発振制御信号COを上昇させ、VCO14に供給する。VCO14は発振制御信号COの電圧値の上昇にตอบสนองして発振周波数を上記ループ時定数に従い上昇させる。発振信号POの周波数が101MHzに近づくと、分周信号Dの周波数も1MHzに漸近し、基準信号Rとの位相差が小さくなる。その結果、アップ信号UPの値、すなわちパルス数は小さくなり、チャージポンプ信号PC及び発振制御信号COの上昇は低減しつつは発振信号POの周波数が101MHzに対応する一定電圧に落ち着く(T2)。

【0021】この時点で、分周比切り替え信号CXを再度発生し、分周比を99に切り替えると、この切り替え時点ではPLLのループ時定数により、発振信号POの周波数は中心周波数101MHzのロック状態を保持している。一方、分周信号Dは0.99MHzから100/99=1.010101MHz(以下説明の便宜上1.01MHzとする)に上昇する。従って、PFD11は、分周信号Dが基準信号Rより位相が進み、ダウンスignalDNとして、例えば4パルスを発生し、CP12に供給する。このとき、アップ信号UPの値、すなわちパルス数は0である。これにより、CP12は対応する負チャージポンプ信号PCを出力し、LPF13は負チャージポンプ信号PCの供給にตอบสนองして発振制御信号COを降下させ、VCO14に供給する。VCO14は発振制御信号COの電圧値の降下にตอบสนองして発振周波数を上記ループ時定数に従い降下させる。発振信号POの周波数が99MHzに近づくと、分周信号Dの周波数も1MHzに漸近し、基準信号Rとの位相差が小さくなる。その結果、ダウンスignalDNの値、すなわちパルス数は小さくなり、チャージポンプ信号PC及び発振制御信号COの降下は低減しつつは発振信号POの周波数が99MHzに対応する一定電圧に落ち着く(T3)。

【0022】以上の動作を繰り返すことにより、所望の周波数変調、すなわち、ディザリングを達成できるが、このとき、図5に示したような最良のクロックノイズレベル低減効果を発揮させるには、分周比切り替えタイミング、すなわちディザリング周期TDを最適に設定する必要がある。

【0023】不適切な分周比切り替えタイミングによるクロックノイズのスペクトルレベルへの影響の一例を示す図8を参照すると、図8(A)に示すように、上記切り替えタイミングが最適タイミングより早すぎる場合は、図8(B)に示すように、所望のディザリング周波数幅に達せず、従って、所望のノイズレベル低減が得られない。逆に、図8(C)に示すように、上記切り替えタイミングが最適タイミングより遅すぎる場合は、図8(D)に示すように、ディザリング周波数幅の両端、この例では99MHzと101MHzのノイズスペクトル

にピークを生じ、従って、所望のノイズレベル低減が得られない。

【0024】従って、最適な分周比切り替えタイミングを設定するため、PLL部1内部のCP12やLPF13等のアナログ回路の調整による適切なループ時定数の設定及び動作シミュレーションを含む複雑な調整を必要とする。

【0025】

【発明が解決しようとする課題】上述した従来のPLL回路は、分周比切り替えタイミング設定用の変調回路のカウンタやそれに付随する制御回路等の付加回路の規模が大きという欠点があった。

【0026】また、ノイズレベル低減効果は分周比切り替えタイミングの適否に非常に敏感に影響されるので、最適な分周比切り替えタイミングの設定は、適切なループ時定数の設定や動作シミュレーションを含む複雑な調整を要するという欠点があった。

【0027】本発明の目的は、上記欠点を除去し、比較的小さい回路規模で、かつ複雑な調整を必要とすることなく所望のノイズ低減効果を達成できるPLL回路を提供することにある。

【0028】

【課題を解決するための手段】本発明のPLL回路は、一定周波数の基準信号から所定のクロック信号周波数の発振信号を生成するとともにこの発振信号に所定の周波数幅の周波数変調であるディザリングを実施することにより前記クロック信号のノイズスペクトル幅を拡げてノイズを拡散し、スペクトルレベルを低下させる位相同期ループ(以下PLL)回路において、前記発振信号が前記周波数変調幅の下限周波数のときこの発振信号を第1の分周比で分周した第1の分周信号の周波数が前記基準信号の周波数と等しく、前記発振信号が前記周波数変調幅の上限周波数のときこの発振信号を第2の分周比で分周した第2の分周信号の周波数が前記基準信号の周波数と等しくなるように可変分周する可変分周回路と、前記基準信号と前記第1又は第2の分周信号との位相比較を行いこれら第1又は第2の分周信号の前記基準信号に対する位相の遅れ進みにそれぞれ対応したパルス信号であるアップ信号又はダウン信号を出力する位相検出回路と、前記アップ信号又はダウン信号の供給を受け前記アップ信号の供給にตอบสนองして前記可変分周回路を前記第1の分周比に設定し、前記ダウン信号の供給にตอบสนองして前記可変分周回路を前記第2の分周比に設定するよう制御する分周比切り替え制御信号を出力することにより前記ディザリングを制御するディザリング制御部とを備えて構成されている。

【0029】

【発明の実施の形態】次に、本発明の実施の形態を図6と共通の構成要素には共通の参照文字/数字を付して同様にブロックで示す図1を参照すると、この図に示す本

実施の形態のPLL回路は、1部の接続が異なるほかは従来のPLL回路と共通の基準周波数信号Rの供給を受け後述する変調制御部が動作しない場合中心周波数がこの基準周波数信号Rに位相同期するように動作して発振信号POを出力する通常のPLL回路であるPLL部1と、従来の変調回路3に代わりに後述するPFD11の出力であり各々パルス信号であるアップ信号UP又はダウン信号DN（以下アップ信号UP／ダウン信号DN）の供給を受けDIV15の分周比を切り替える切り替え制御信号CCを出力することにより所定の周波数帯幅の周波数変調であるディザリングを制御するディザリング制御部2とを備える。

【0030】PLL部1は、基準信号Rと発振信号POを所定分周比で分周した分周信号Dとを位相比較し比較結果に対応するパルス数のパルス信号であるアップ信号UP又はダウン信号DN（以下アップ信号UP／ダウン信号DN）をそれぞれ出力しチャージポンプ回路（以下CP）12とディザリング制御部2とに供給する位相比較回路（以下PFD）11と、供給を受けたアップ信号UP／ダウン信号DNのパルス数に対応して直流電圧信号であるチャージポンプ信号PCを発生するCP12と、チャージポンプ信号PCディザリング制御部2からの付加チャージポンプ信号PSの供給を受けこれらチャージポンプ信号PC及び付加チャージポンプ信号PSを平滑化し不要な高周波成分を除去するとともに所定のループ時定数を与えた発振制御信号COを出力する低域通過フィルタ（以下LPF）13と、発振制御信号COの値により周波数が制御され発振信号POを出力する電圧制御発振器（以下VCO）14と、発振信号POをディザリング制御部2からの分周比切り替え信号CCの供給に30 応答して発振信号POが所定中心周波数のとき所定の基準信号周波数と同一の分周信号を発生する分周比である基本分周比を中心として分周比を制御されて分周信号Dを出力する分周比が可変の可変分周回路（以下DIV）15とを備える。

【0031】ディザリング制御部2は、アップ信号UP／ダウン信号DNの各第1パルスをラッチし保持して分周比切り替え制御信号CCを出力するラッチ回路21と、分周比切り替え制御信号CCの値に対応して直流電圧信号である付加チャージポンプ信号PSを出力するチャージポンプ回路（CP）22とを備える。

【0032】ラッチ回路21は、第1入力端にアップ信号UPの供給を受け第2入力端を後述のNORゲートG2の出力端に接続しこの出力端から分周比切り替え制御信号CCを出力するNORゲートG1と、第2入力端にダウン信号DNの供給を受け第1入力端をNORゲートG1の出力端に接続したNORゲートG2とを備える。

【0033】CP22は、ソースを電源に接続しゲートに分周比切り替え制御信号CCの供給を受けドレインから付加チャージポンプ信号PSを出力するPチャンネル型

MOSトランジスタP21と、ソースを接地にドレインをトランジスタP21のドレインにゲートをトランジスタP21のゲートにそれぞれ接続したNチャンネル型MOSトランジスタN21とを備える。なお、このCP22の駆動能力、すなわち、チャージの場合の電流供給能力及びディスチャージの場合の電流シンク能力は、PLL部1のCP12の駆動能力より小さく設定している。

【0034】次に、図1及び各部波形をタイムチャートで示す図2を参照して本実施の形態の動作について説明すると、まず、PLL部1のPFD11は、外部から供給を受ける基準信号RとDIV15から帰還される分周信号Dとの位相比較を行い、比較結果に対応して分周信号Dが基準信号Rより遅れている場合はアップ信号UPを逆に分周信号Dが基準信号Rより進んでいる場合はダウン信号DNをそれぞれ出力し、CP12及びディザリング制御部2に供給する。ここで、アップ信号UP／ダウン信号DNの値は、所定の単位サンプリング期間における位相差に対応するパルス数（以下単にパルス数と呼ぶ）として表す。すなわち、位相差が大きい場合はこのパルス数が大きくなり、位相差が小さくなるとパルス数が減少する。位相差が無い場合、すなわち位相差が0のときは、アップ信号UP／ダウン信号DNのいずれも上記パルス数は0となる。この状態はいわゆるPLL部1の位相ロック状態（以下単にロック状態という）である。

【0035】CP12は、アップ信号UPが供給された場合は、このアップ信号UPの値、すなわち、パルス数に対応して所定基準値（ここでは説明の便宜上1/2VDD（電源電圧）とする）に対し正極性の直流電圧信号である正チャージポンプ信号を発生する。換言すると、この動作は、電源VDDからチャージポンプ信号ラインへの充電、すなわちチャージ動作である。逆に、ダウン信号DNが供給された場合はこのダウン信号DNの値、すなわち、パルス数に応じて基準値0Vに対し負極性の直流電圧信号である負チャージポンプ信号を発生する（以下正／負各チャージポンプ信号を単にチャージポンプ信号PCと呼ぶ）。換言すると、この動作は、チャージポンプ信号ラインから接地への放電、すなわちディスチャージ動作である。ここまでは、従来のPLL部の動作と同様である。

【0036】一方、ディザリング制御部2のラッチ回路21は、供給を受けたアップ信号UP／ダウン信号DNの複数のパルスのうちの先頭のパルス、すなわち、第1パルスの前縁をラッチする。例えば、アップ信号UPが供給されると、その第1パルスをラッチしNORゲートG21の出力端はLレベルとなる。従って、分周比切り替え制御信号CCはLレベルとなる。逆に、ダウン信号DNが供給されると、その第1パルスをラッチしNORゲートG22の出力端はLレベル、従って、NORゲートG21の出力端はHレベルとなる。従って、分周比

切り替え制御信号CCはHレベルとなる。

【0037】ディザリング制御部2のCP22は、分周比切り替え制御信号CCのレベルに応じた値の付加チャージポンプ信号PSを出力する。例えば、分周比切り替え制御信号CCの値がアップ信号UPに対応してLレベルの場合は、CP22のトランジスタP21が導通し、トランジスタN21が遮断状態であるので、付加チャージポンプ信号PSの値は電源VDDのレベルに近いHレベルとなる。逆に、分周比切り替え制御信号CCの値がダウ

ン信号DNに対応してHレベルの場合は、CP22のトランジスタP21が遮断し、トランジスタN21が導通するので、付加チャージポンプ信号PSの値は接地レベルに近いLレベルとなる。

【0038】LPF13の入力側で、チャージポンプ信号PC及び付加チャージポンプ信号PSが合成されチャージポンプ信号PCSとなり、LPF13に入力する。LPF13は、供給を受けたチャージポンプ信号PCSを平滑化し不要の高周波成分を除去するとともに所定のループ時定数を与えた発振制御信号COを出力し、VCO14に供給する。

【0039】VCO14は、供給を受けた発振制御信号COの電圧値により周波数が制御された発振信号POを発生し外部に出力するとともに、この発振信号POをDIV15に供給する。

【0040】DIV15は、発振信号POを予め設定した基本分周比を中心に所定の比率分加算（+）及び減算（-）する分周比切り替え信号CCで切り替えた分周比で分周し分周信号Dを出力する。すなわち、分周比切り替え信号CCがLレベルのときは基本分周比より所定比率分加算し、分周比切り替え信号CCがHレベルのときは基本分周比より所定比率分減算する。

【0041】説明の便宜上、再度従来例で用いた数値例、すなわち、発振信号POの中心周波数を100MHz、基準信号Rの周波数を1MHz、DIV15の基本分周比を100、周波数変調（ディザリング周波数）幅を±1MHzを用いて、動作を説明する。

【0042】再度図2を参照すると、まず、初期状態としてディザリング制御部2が動作しておらず、従って、発振信号POの周波数は中心周波数100MHzにロックし、DIV15の分周比は基本分周比である100に設定されているものとする。従って、分周信号Dの周波数は1MHzであり、これは基準信号Rの周波数と同一である。PFD11は基準信号Rと分周信号Dとの間に位相差がないので、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

ン信号DNの出力しない。すなわち、アップ信号UP/ダウ

制御部 2 のラッチ回路 21 に供給する (T3)。CP12 は、ダウン信号 DN の供給にตอบสนองして負チャージポンプ信号 PC を出力する。

【0049】ラッチ回路 21 は、ダウン信号 DN の最初のパルス、すなわち、第 1 パルスの前縁をラッチし、これにより分周比切り替え制御信号 CC を H レベルとする。

【0050】分周比切り替え制御信号 CC の H レベルにตอบสนองして DIV15 は基本分周比 100 から 1 減算して分周比を 99 とする。これにより、分周信号 D は約 $101/99 = 1.02 \text{ MHz}$ 、すなわち、基準信号 R の周波数よりさらに上昇する。従って、PFD11 はダウン信号 DN の出力を継続し、CP12 及びラッチ回路 21 に供給し続ける。また、ラッチ回路 21 は、H レベルの分周比切り替え制御信号 CC の出力を継続する。

【0051】ディザリング制御部 2 の CP22 は、H レベルの分周比切り替え制御信号 CC の供給にตอบสนองして、対応する負の付加チャージポンプ信号 PS を出力し、LPF13 に供給し、その入力側で CP12 からの負チャージポンプ信号 PC と合成され、負の合成チャージポンプ信号 PCS として LPF13 に入力する。LPF13 は、供給を受けた負チャージポンプ信号 PCS に対応して下降した発振制御信号 CO を出力し、VCO14 に供給する。VCO14 は発振制御信号 CO の下降に従い、発振信号 PO の周波数を下降させる。

【0052】このようにして、発振信号 PO の周波数が下降し、中心周波数 100 MHz を超えて 99 MHz 近傍の PFD11 の不感域に達するまで上記動作を継続する。発振信号 PO の周波数が 99 MHz の上記不感域に到達すると、PFD11 はダウン信号 DN の供給を停止するが、ラッチ回路 21 はダウン信号 DN の保持状態を継続し、分周比切り替え制御信号 CC を H レベルに保持し続ける。従って、CP22 はこれまでと同様に負の付加チャージポンプ信号 PS を出力し続ける。これにより、LPF13 は、負の付加チャージポンプ信号 PS に従いさらに発振制御信号 CO を下降させ、この発振制御信号 CO の下降に従って、VCO14 は発振信号 PO の周波数を下降させる。

【0053】この結果、発振信号 PO の周波数が 99 MHz の上記不感域の下限以下となると、再度 PFD11 はアップ信号 UP を出力し始め、CP12 及びディザリング制御部 2 のラッチ回路 21 に供給する (T4)。CP12 は、アップ信号 UP の供給にตอบสนองして正チャージポンプ信号 PC を出力し、VCO14 からの発振信号 PO の周波数を再度上昇させる。

【0054】以上の動作を反復し、発振信号 PO は所望の周波数幅 $99 \sim 101 \text{ MHz}$ でディザリングされる。この結果、従来の技術で説明したように、 100 MHz に集中していたクロックノイズのエネルギーを $99 \sim 101 \text{ MHz}$ に拡散し、クロックノイズのスペクトルレベ

ルを低減できる。

【0055】本実施の形態の動作を時間対発振周波数のグラフ及びスペクトル図で示す図 3 を参照すると、本実施の形態の動作特性は、CP12 及びディザリング制御部 2 の CP22 の駆動能力により変動し、図 3 (A)、

(B) は駆動能力が高い場合の時間対発振周波数のグラフ及びスペクトル図、図 3 (C)、(D) は駆動能力が低い場合の時間対発振周波数のグラフ及びスペクトル図をそれぞれ示す。CP12、CP22 の駆動能力が高い場合、ディザリング周期が短くなり、逆に駆動能力が低い場合は、すなわちディザリング周期が長くなる。一方、いずれの場合もスペクトル特性は殆ど同一であり、従って、ノイズ低減効果も殆ど同一であり、切り替えタイミングが適切であるといえる。このことから、これら CP12、CP22 の駆動能力の変化による適切な切り替えタイミングからの逸脱、すなわち、ノイズ低減効果への影響は殆どないといえる。

【0056】なお、ここでは説明の便宜上、ノイズスペクトルの各周波数 (300 MHz 、 500 MHz 、・・・) 成分のレベルを一括して基本波の周波数で表示している。

【0057】以上説明したように、本実施の形態では、ディザリング制御部が、PFD の出力するアップ信号／ダウン信号の第 1 パルスをラッチし、この第 1 パルスのラッチタイミングを分周比切り替えタイミングとしているので、従来の PLL 回路で必要とした LPF 等のアナログ回路や、シミュレーションによる分周比切り替えタイミングの複雑な調整が不要となり、また、タイミング設定用のカウンタ等の回路も不要となり、回路規模を縮小できる。

【0058】次に、本発明の第 2 の実施の形態を図 1 と共通の構成要素には共通の参照文字／数字を付して同様にブロックで示す図 4 を参照すると、この図に示す本実施の形態の前述の第 1 の実施の形態との相違点は、PLL 部 1 の代わりに、CP12 を削除した PLL 部 1A を備えることである。

【0059】従って、LPF13 への入力信号は付加チャージポンプ信号 PS のみとなる。第 1 の実施の形態の説明からも明らかなように、CP22 の駆動能力が LPF13 を十分駆動できれば付加チャージポンプ信号 PS のみで十分動作が可能である。

【0060】本実施の形態では、CP12 が不要となるため、第 1 の実施の形態に比べて回路規模を削減でき、集積回路化したときの所要面積を削減できることである。

【0061】

【発明の効果】以上説明したように、本発明の PLL 回路は、発振信号が周波数変調幅の下限及び上限各周波数のときこの発振信号を第 1 及び第 2 の分周比でそれぞれ分周した第 1 及び第 2 の分周信号の各々の周波数が基準

る。

【図４】本発明のPLL回路の第１の実施の形態を示すブロック図である。

【図5】通常PLL回路における動作の一例を示す時間対発振周波数のグラフ及びスペクトル図である。

【図6】従来のPLL回路の一例を示すブロック図である。

【図 7】従来の PLL 回路における動作の一例を示すタイムチャートである。

【図8】従来のPLL回路における動作の一例を示す時間対発振周波数のグラフ及びスペクトル図である。

【符号の説明】

1, 1A PLL部

2 デザリング制御部

3 変調回路

11 PFD

12, 22 CP

13 L P F

14 VCO

15 DIV

2.1 ラッチ回路

3.1 変調カウンタ

G21, G22 NORゲート

P 2 1, N 2 1 トランジスタ


【図面の簡単な説明】

【図１】本発明のPLL回路の第１の実施の形態を示すブロック図である。


【図 2】本実施の形態の PLL 回路における動作の一例を示すタイムチャートである。

【図 3】本実施の形態の PLL 回路における動作の一例を示す時間対発振周波数のグラフ及びスペクトル図であ


【图 1】




【図2】




【図3】




【図4】




【図5】




【図7】



【図6】



【図8】



フロントページの続き

Fターム(参考) 5J106 AA04 BB08 CC01 CC24 CC38
 CC41 CC53 DD32 DD42 GG09
 HH10 KK26 KK32 KK39 PP03
 QQ08 RR18

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-007700

(43)Date of publication of application : 12.01.2001

(51)Int.Cl.

H03L 7/183
H03L 7/06

(21)Application number : 11-175568

(71)Applicant : NEC IC MICROCOMPUT SYST LTD

(22)Date of filing : 22.06.1999


(72)Inventor : SHIMOKAWA HIROKI

(54) PLL CIRCUIT

(57)Abstract:

PROBLEM TO BE SOLVED: To attain desired noise reduction effects, without the need for complicated adjustments, as well as a comparatively small circuit scale.

SOLUTION: A PLL circuit is provided with a DIV 15, that variably frequency-divides an oscillated signal PO, so that each frequency of frequency division signals D resulting from frequency-dividing the oscillated signal PO by frequency division ratios 101, 99 is equal to frequency 1 MHz of a reference signal, R when the frequency of the oscillated signal PO is 99 MHz that is a lower limit of a frequency modulation width and 101 MHz that is an upper limit of it, a PFD 11 that compares a phase of the reference signal R with the phase of the frequency division signal D and outputs an UP signal UP or a down signal DN that is a pulse signal corresponding to them, and a dithering control section 2 that controls dithering by outputting a frequency division ratio switching control signal CC set to the frequency division ratio 99, in response to the supply of the down signal DN.



LEGAL STATUS

[Date of request for examination] 25.04.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3434734

[Date of registration] 30.05.2003

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] By carrying out dithering which is the frequency modulation of a predetermined spectrum space to this oscillation signal, while generating the oscillation signal of a predetermined clock signal frequency from the reference signal of constant frequency, expand the noise-spectrum width of face of said clock signal, and a noise is diffused. In the phase-locked loop (henceforth, PLL) circuit in which spectrum level is reduced The frequency of the 1st dividing signal which carried out dividing of this oscillation signal by the 1st division ratio when said oscillation signal was the lower cut off frequency of said frequency modulation width of face is equal to the frequency of said reference signal. The adjustable frequency divider which carries out adjustable dividing so that the frequency of the 2nd dividing signal which carried out dividing of this oscillation signal by the 2nd division ratio may become equal to the frequency of said reference signal when said oscillation signal is the upper limited frequency of said frequency modulation width of face, The phase detector which performs a phase comparison with the said reference signal, said 1st, or 2nd dividing signal, and outputs the rise signal or down signal which is a pulse signal corresponding to the delay progress of a phase to said reference signal of these [1st] or the 2nd dividing signal, respectively, Receive supply of said rise signal or a down signal, answer supply of said rise signal, and said good variations periphery circuit is set as said 1st division ratio. The PLL circuit characterized by having the dithering control section which controls said dithering by outputting the division ratio change control signal controlled to answer supply of said down signal and to set said good variations periphery circuit as said 2nd division ratio.

[Claim 2] Said phase detector where supply of the said reference signal, said 1st, or 2nd dividing signal is answered, and at least a deed outputs said rise signal or down signal corresponding to a phase comparison result for said phase comparison, The main charge pump circuit which outputs the main charge pump signal which is a direct current signal which performs charge/discharge of the direct current voltage corresponding to the value of said rise signal or a down signal, The low pass filter which gives a predetermined loop-formation time constant and outputs an oscillation control signal while removing the unnecessary high frequency component of said main charge pump signal, The armature-voltage control oscillator circuit which outputs the oscillation signal of the frequency according to the electrical potential difference/current value of said oscillation control signal, Receive supply of said oscillation signal and this oscillation signal with the division ratio change control signal which receives supply from said dithering control section The PLL circuit according to claim 1 characterized by having the PLL section which has said good variations periphery circuit which carries out dividing by said 1st or 2nd division ratio, and outputs said 1st or 2nd dividing signal.

[Claim 3] The PLL circuit according to claim 1 characterized by having the latch circuit which said dithering control section incorporates and holds each 1st pulse of said rise signal which consists of two or more pulses, or a down signal (latch), and outputs said division ratio change control signal.

[Claim 4] The PLL circuit according to claim 1 characterized by having the addition charge pump circuit where said dithering control section outputs the addition charge pump signal which is a direct current signal which performs charge/discharge of direct current voltage corresponding to the level of said division ratio change control signal.

[Claim 5] The charge pump circuit where said dithering control section outputs the charge pump signal which is a direct current signal which performs charge/discharge of direct current voltage corresponding to the level of said division ratio change control signal is offered. Said phase detector where supply of the said reference signal, said 1st, or 2nd dividing signal is answered, and at least a deed outputs said rise signal or down signal corresponding to a phase comparison result for said phase comparison, The low pass filter which gives a predetermined loop-formation time constant and outputs an oscillation control signal while removing the unnecessary high frequency component of the carrier beam aforementioned charge pump signal for supply, The armature-voltage control oscillator circuit which outputs the oscillation signal of the frequency according to the

electrical potential difference/current value of said oscillation control signal, Receive supply of said oscillation signal and this oscillation signal with the division ratio change control signal which receives supply from said dithering control section The PLL circuit according to claim 1 characterized by having the PLL section which has said good variations periphery circuit which carries out dividing by said 1st or 2nd division ratio, and outputs said 1st or 2nd dividing signal.

[Claim 6] The PLL circuit according to claim 3 characterized by to have the 1st NOR gate which said latch circuit receives supply of said rise signal in the 1st input edge, connects the 2nd input edge to the outgoing end of the 2nd below-mentioned NOR gate, and outputs said division ratio change control signal from this outgoing end, and the 2nd NOR gate which received supply of said down signal in the 2nd input edge, and connected the 1st input edge to the outgoing end of said 1st NOR gate.

[Claim 7] The PLL circuit according to claim 4 characterized by to have the 1st MOS transistor of the P channel mold with which an addition charge pump circuit connects the source to a power source, receives supply of said division ratio change control signal in the gate, and outputs an addition charge pump signal from a drain, and the 2nd MOS transistor of the N channel mold which connected the drain to the drain of the 1st MOS transistor, and connected the gate to touch-down for the source at the gate of the 1st MOS transistor, respectively.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] Especially this invention relates to the PLL circuit for generating the clock signal which reduced the electromagnetic-compatibility (EMI) noise about a PLL circuit.

[0002]

[Description of the Prior Art] Digitization of electronic equipment progresses rapidly in recent years, in connection with this, amplification also of the amount of the EMI noise resulting from actuation of a digital circuit is enhanced, and it is posing the problem that the reduction is big. There is a clock noise to occupy the largest specific gravity as a source of release of this kind of EMI noise. A clock noise is a noise resulting from the clock signal which has been the criteria of actuation of a digital circuit. A clock noise has the spectrum which consists of the component of an odd time frequency of a clock frequency so that it may be well-known. Spectral band width becomes narrow and spectrum level becomes high at reverse, so that the frequency precision of this spectrum of a clock signal improves.

[0003] As the approach of clock noise reduction, by carrying out the frequency modulation of the clock signal in recent years, the noise-spectrum width of face corresponding to a clock frequency is expanded, a noise is diffused, and the clock dithering technique of reducing spectrum level attracts attention.

[0004] For example, the electronic instrument which oppressed the spurious radiation noise given in JP,4-75469,U (reference 1) reduces the degree of concentration on a frequency shaft by making the sharpness of the spectrum of the spurious radiation (noise) component of a clock signal reduce and decentralize by applying few frequency modulation to the clock signal outputted from a voltage controlled oscillator.

[0005] Radiation reduction equipment given in JP,8-125564,A (reference 2) performs clock dithering of a shallow request of a modulation by having constituted so that Q which oscillates the clock of predetermined frequency might be equipped with a high clock oscillator circuit, the modulating-signal oscillator circuit which oscillates the modulating signal of predetermined frequency, and the modulation circuit which carries out the frequency modulation of the clock with a modulating signal and Q might carry out the frequency modulation of the high clock oscillation output.

[0006] A phase-locked loop (PLL) circuit is used for the general approach of generating the system clock of a predetermined frequency from the reference signal of constant frequency.

[0007] A PLL circuit consists of three basic parts, i.e., a phase detecting element, the loop filter section, and the armature-voltage control oscillation section (VCO) fundamentally. A phase detecting element has the 1st input which receives a reference clock signal, and the 2nd input which receives a VCO output signal or its dividing signal (it both bundles up after [expedient] explaining here, and is called a return signal). Moreover, a return signal is also the input of a PLL circuit. A phase detecting element has the output connected to the loop filter section, and the loop filter section has the output connected to VCO.

[0008] Working and a phase detecting element output the phase detecting signal proportional to the phase contrast between a reference clock signal and both the input signals of a return signal. Answering supply of a phase detecting signal, the loop filter section outputs the filter output signal which is the function of this phase detecting signal. VCO outputs, the oscillation signal, i.e., the VCO output signal, of the frequency proportional to the electrical potential difference (or current) of a filter output signal. As mentioned above, dividing of the VCO output signal is carried out by the division ratio remaining as it is or predetermined, and it returns to the 2nd input of a phase detecting element as a return signal. This return signal is required in order that a VCO output signal may carry out phase simulation to a reference clock signal.

[0009] Reference of drawing 5 (A) which shows actuation of this general PLL (following usually PLL) in the graph of a time amount pair oscillation frequency sets to 100 the division ratio of the return signal which carries out dividing of 1MHz and the oscillation signal PO for the frequency of 100MHz and a reference clock signal,

and generates the center frequency of the output signal (oscillation signal) PO of VCO for convenience of explanation here. As shown in drawing, since it locks in the frequency of the oscillation signal PO, the frequency of the oscillation signal PO is usually fixed in PLL 100MHz. The noise component spectrum of the system clock corresponding to oscillation signal PO in this case is concentrated on a higher-harmonic (following only higher harmonic) component odd 100MHz times, as typically shown in drawing 5 (B). In addition, in this drawing, the level of each frequency (300MHz, 500MHz, ...) component of the noise spectrum after [expedient] explaining is collectively displayed on the frequency of a fundamental wave.

[0010] With a clock dithering technique, reference of drawing 5 (C) which shows the time amount pair oscillation frequency at the time of applying the 1%, i.e., ± 1 MHz, frequency modulation of the frequency of the oscillation signal PO in a graph changes the frequency of the oscillation signal PO with fixed rate of change in the frequency range from 99MHz to 101MHz focusing on 100MHz according to time amount progress. As the noise component spectrum of the system clock corresponding to oscillation signal PO in this case is typically shown in drawing 5 (D) like drawing 5 (B), as compared with the oscillation signal of PLL, the frequency band of a noise spectrum usually covers the frequency from 99MHz to 101MHz, and considerable reduction of the spectrum level is carried out. In addition, generally [the frequency of the oscillation signal PO mentioned above / about 1%] as clock dithering width of face, it is used.

[0011] the approach and equipment for controlling radiation of the electromagnetic interference in a digital system given [as an example which aimed at EMI noise reduction by clock dithering] in JP,9-289527,A (reference 3) using a PLL circuit — the base — the 1st signal which has a desired average frequency is drawn from a signal, the frequency modulation of this 1st signal is carried out, and a modulation reference signal is acquired. A clock generation circuit including a PLL circuit generates a clock based on a modulation reference signal. It is spread over the 1st frequency band by radiation of the electromagnetic interference of a modulation reference signal, and radiation of the electromagnetic interference of a clock signal is spread over the 2nd frequency band.

[0012] Moreover, diffuse-spectrum clock generation equipment given in JP,9-98152,A (reference 4) The diffuse-spectrum clock generation equipment which generates the diffuse-spectrum clock signal which has the reduced amplitude EMI spectrum component in the harmonic of fundamental frequency and fundamental frequency in harmony with the oscillator which generates a reference frequency clock signal, and this oscillator is included. The desirable example of this diffuse-spectrum clock generation equipment The diffuse-spectrum modulator which carries out the frequency modulation of the clock pulse generation equipment which generates a series of clock pulses including the PLL circuit containing VCO, and the clock pulse generation equipment, extends the spectral band width of an EMI spectrum component, and carries out flattening of the amplitude is included. The table on which this diffuse-spectrum modulator memorizes digital value, The 1st counter which carries out the address to the above-mentioned table at the count from which the counter itself differs, respectively, The above-mentioned PLL circuit which has a control input, and the 2nd counter which inputs the above-mentioned reference frequency clock signal, and provides the above-mentioned PLL circuit with a control input, It has a means to combine the conversion signal which changed into the signal for control of Above VCO the digital value by which storage was carried out [above-mentioned] with the signal from the above-mentioned PLL circuit, and to supply Above VCO by making this combination signal into a control signal.

[0013] In order to contrast the PLL circuit of a publication with this invention at reference 4 grade, when drawing 6 which shows with a block the conventional PLL circuit which took out only that main point part is referred to, this conventional PLL circuit The PLL section 1 which is the usual PLL circuit which operates so that center frequency may carry out phase simulation to this reference frequency signal R, and outputs the oscillation signal PO when the modulation circuit which receives and mentions supply of the reference frequency signal R later does not operate, It has the modulation circuit 3 which receives supply of a reference signal R and applies predetermined frequency modulation to the oscillation signal PO based on the frequency of this reference signal R.

[0014] To the extent that the PLL section 1 carries out the phase comparison of the dividing signal D which carried out dividing of a reference signal R and the oscillation signal PO by the predetermined division ratio and outputs the rise signal UP or the down signal DN (following rise signal UP / down signal DN) corresponding to a comparison result, respectively The phase comparison circuit 11 (henceforth, PFD), The charge pump circuit 12 which generates the charge pump signal PC which is a direct-current-voltage signal about supply corresponding to the value of carrier beam rise signal UP / down signal DN (henceforth, CP), The low pass filter 13 which outputs the oscillation control signal CO which gave the predetermined loop-formation time constant while graduating the charge pump signal PC and removing an unnecessary high frequency component (henceforth, LPF), The voltage controlled oscillator (henceforth, VCO) 14 which a frequency is controlled by the value of the oscillation control signal CO, and outputs the oscillation signal PO, and the division ratio which carries out

dividing of the oscillation signal PO by the predetermined division ratio, and outputs the dividing signal D are equipped with the adjustable variable divider (henceforth, DIV) 15.

[0015] A modulation circuit 3 is equipped with the modulation counter 31 which supplies the division ratio change signal CX which changes the division ratio of DIV15 by the predetermined range and a predetermined, predetermined pattern to DIV15, when supply of a reference signal R is received, this reference signal R is counted and counted value reaches a predetermined number.

[0016] When actuation of the conventional PLL circuit is explained with reference to drawing 7 which shows drawing 6 and each part wave by the timing diagram, next, PFD11 of the PLL section 1 A phase comparison with the dividing signal D which returns from the reference signals R and DIV15 which receive supply from the exterior is performed. When the dividing signal D is behind the reference signal R corresponding to the comparison result and the dividing signal D is progressing the rise signal UP to reverse from the reference signal R, the down signal DN is outputted, respectively, and CP12 is supplied. Here, the value of rise signal UP / down signal DN is expressed as a pulse number (following pulse number) in the predetermined sampling period corresponding to phase contrast. That is, if this pulse number becomes large and phase contrast becomes small when phase contrast is large, a pulse number will decrease. When phase contrast is 0 when there is no phase contrast namely, the above-mentioned pulse number is set to 0. CP12 generates the charge pump signal PC according to the value, i.e., above-mentioned pulse number, of rise signal UP / down signal DN, and supplies it to LPF13. LPF13 gives a predetermined loop-formation time constant, and outputs the oscillation control signal CO while it graduates the charge pump signal PC and removes an unnecessary high frequency component. VCO14 is supplied to DIV15 while a frequency is controlled by the value of the oscillation control signal CO, and it generates the oscillation signal PO and outputs it outside. When the oscillation signal PO is predetermined center frequency, DIV15 carries out dividing of the oscillation signal PO by the basic division ratio which is a division ratio which generates the same dividing signal as a predetermined reference signal frequency, outputs the dividing signal D, and returns to PFD1.

[0017] The modulation counter 31 of a modulation circuit 3 generates the division ratio change signal CX, when the fixed numbers to which the carrier beam reference signal R was counted and counted value set supply beforehand are reached. That is, the count of this reference signal sets up a fixed period for a division ratio change.

[0018] The division ratio of 1MHz and DIV15 is used for the frequency of 100MHz and a reference signal R, **1MHz is used for 100 and frequency modulation (dithering frequency) width of face, and center frequency, the numerical example PO again mentioned above for convenience, i.e., the oscillation signal, of explanation, is explained.

[0019] If drawing 7 is referred to again, first, a modulation counter shall not operate as an initial state, therefore the frequency of the oscillation signal PO shall be locked in center frequency of 100MHz, and the division ratio of DIV15 shall be set as 100. Therefore, the frequency of the dividing signal D is 1MHz, and this is the same as that of the frequency of a reference signal R. Since PFD11 does not have phase contrast between a reference signal R and the dividing signal D, neither rise signal UP nor / down signal DN are outputted. That is, the pulse number of rise signal UP / down signal DN is 0.

[0020] Next, if the division ratio change signal CX occurs in T1 at a certain event and a division ratio is changed to 101, at this change event, as for the frequency of the oscillation signal PO, the lock condition with a center frequency of 100MHz will be held with the loop-formation time constant of PLL. On the other hand, the dividing signal D falls to $100 / 101 = 0.9900990\text{MHz}$ (it may be 0.99MHz on [of explanation] expedient below) from 1MHz of an initial state. Therefore, from a reference signal R, a phase generates for example, four pulses as delay and a rise signal UP, and the dividing signal D supplies PFD11 to CP12. At this time, the value of the down signal DN, i.e., a pulse number, is 0. Thereby, CP12 outputs the forward corresponding charge pump signal PC, and LPF13 answers supply of the forward charge pump signal PC, and raises the oscillation control signal CO, and it supplies it to VCO14. VCO14 answers lifting of the electrical-potential-difference value of the oscillation control signal CO, and raises an oscillation frequency according to the above-mentioned loop-formation time constant. If the frequency of the oscillation signal PO approaches 101MHz, asymptotic [of the frequency of the dividing signal D] will be carried out to 1MHz, and phase contrast with a reference signal R will become small. consequently, the value of the rise signal UP, i.e., a pulse number, -- small -- becoming -- lifting of the charge pump signal PC and the oscillation control signal CO -- decreasing -- just -- being alike -- the frequency of the oscillation signal PO settles in the fixed electrical potential difference corresponding to 101MHz (T2).

[0021] If the division ratio change signal CX is generated again and a division ratio is changed to 99 at this event, at this change event, the frequency of the oscillation signal PO will hold the lock condition with a center frequency of 101MHz with the loop-formation time constant of PLL. On the other hand, the dividing signal D

goes up from 0.99MHz to $100 / 99 = 1.010101\text{MHz}$ (it may be 1.01MHz on [of explanation] expedient below). Therefore, from a reference signal R, a phase progresses, and the dividing signal D generates for example, four pulses as a down signal DN, and supplies PFD11 to CP12. At this time, the value of the rise signal UP, i.e., a pulse number, is 0. Thereby, CP12 outputs the negative corresponding charge pump signal PC, and LPF13 answers supply of the negative charge pump signal PC, and drops the oscillation control signal CO, and it supplies it to VCO14. VCO14 answers the drop of the electrical-potential-difference value of the oscillation control signal CO, and drops an oscillation frequency according to the above-mentioned loop-formation time constant. If the frequency of the oscillation signal PO approaches 99MHz, asymptotic [of the frequency of the dividing signal D] will be carried out to 1MHz, and phase contrast with a reference signal R will become small, consequently, the value of the down signal DN, i.e., a pulse number, — small — becoming — the drop of the charge pump signal PC and the oscillation control signal CO — decreasing — just — being alike — (T3) the frequency of the oscillation signal PO settles in the fixed electrical potential difference corresponding to 99MHz.

[0022] Although desired frequency modulation, i.e., dithering, can be attained by repeating the above actuation, in order to demonstrate the best clock noise level reduction effectiveness as shown in drawing 5 at this time, it is necessary to set up the division ratio change timing TD, i.e., a dithering period, the optimal.

[0023] When drawing 8 which shows an example of effect in the spectrum level of the clock noise by unsuitable division ratio change timing is referred to and the above-mentioned change timing is too earlier than the optimal timing as shown in drawing 8 (A), as shown in drawing 8 (B), a desired dithering spectrum space is not reached, therefore desired noise level reduction is not obtained. On the contrary, as shown in drawing 8 (C), when the above-mentioned change timing is too later than the optimal timing, as shown in drawing 8 (D), in the ends of a dithering frequency span, and this example, a peak is produced in a noise spectrum (99MHz and 101MHz), therefore desired noise level reduction is not obtained.

[0024] Therefore, in order to set up the optimal division ratio change timing, the complicated adjustment including setting out and the simulation of operation of a suitable loop-formation time constant by adjustment of CP12 of the PLL section 1 interior or the analog circuit of LPF13 grade is needed.

[0025]

[Problem(s) to be Solved by the Invention] The conventional PLL circuit mentioned above had the fault that the magnitude of addition circuits, such as a control circuit which accompanies the counter of the modulation circuit for division ratio change timing settings and it, was large.

[0026] Moreover, since the noise level reduction effectiveness was influenced in the propriety of division ratio change timing very sensitively, as for setting out of the optimal division ratio change timing, the fault of requiring the complicated adjustment including setting out and the simulation of operation of a suitable loop-formation time constant had it.

[0027] The object of this invention is to offer the PLL circuit which can attain the desired noise reduction effectiveness, without removing the above-mentioned fault and needing the complicated adjustment which is comparatively small circuit magnitude.

[0028]

[Means for Solving the Problem] By carrying out dithering which is the frequency modulation of a predetermined spectrum space to this oscillation signal, while generating the oscillation signal of a predetermined clock signal frequency from the reference signal of constant frequency, the PLL circuit of this invention expands the noise-spectrum width of face of said clock signal, and diffuses a noise. In the phase-locked loop (henceforth, PLL) circuit in which spectrum level is reduced The frequency of the 1st dividing signal which carried out dividing of this oscillation signal by the 1st division ratio when said oscillation signal was the lower cut off frequency of said frequency modulation width of face is equal to the frequency of said reference signal. The adjustable frequency divider which carries out adjustable dividing so that the frequency of the 2nd dividing signal which carried out dividing of this oscillation signal by the 2nd division ratio may become equal to the frequency of said reference signal when said oscillation signal is the upper limited frequency of said frequency modulation width of face, The phase detector which performs a phase comparison with the said reference signal, said 1st, or 2nd dividing signal, and outputs the rise signal or down signal which is a pulse signal corresponding to the delay progress of a phase to said reference signal of these [1st] or the 2nd dividing signal, respectively, Receive supply of said rise signal or a down signal, answer supply of said rise signal, and said good variations periphery circuit is set as said 1st division ratio. By outputting the division ratio change control signal controlled to answer supply of said down signal and to set said good variations periphery circuit as said 2nd division ratio, it has the dithering control section which controls said dithering, and is constituted.

[0029]

[Embodiment of the Invention] If drawing 1 which gives common reference characters/figure to drawing 6 and a

common component, and shows the gestalt of operation of this invention with a block similarly is referred to, next, the PLL circuit of the gestalt of this operation shown in this drawing The PLL section 1 which is the usual PLL circuit which operates so that center frequency may carry out phase simulation to this reference frequency signal R, and outputs the oscillation signal PO when the modulation control section which connection of the one section differs, and also receives and mentions the conventional PLL circuit and supply of the common reference frequency signal R later does not operate, By outputting the change control signal CC which receives supply of the rise signal UP which is the output of PFD11 mentioned later instead, and is a pulse signal respectively, or the down signal DN (following rise signal UP / down signal DN) in the conventional modulation circuit 3, and changes the division ratio of DIV15 to it It has the dithering control section 2 which controls dithering which is the frequency modulation of predetermined frequency bandwidth.

[0030] The PLL section 1 A reference signal R and the oscillation signal PO The dividing signal D which carried out dividing by the predetermined division ratio To the extent that a phase comparison is carried out, the rise signal UP or the down signal DN (following rise signal UP / down signal DN) which is a pulse signal of the pulse number corresponding to a comparison result is outputted, respectively and the charge pump circuit (henceforth, CP) 12 and the dithering control section 2 are supplied The phase comparison circuit 11 (henceforth, PFD), CP12 which generates the charge pump signal PC which is a direct-current-voltage signal about supply corresponding to the pulse number of carrier beam rise signal UP / down signal DN, While receiving supply of the addition charge pump signal PS from the charge pump signal PC dithering control section 2, graduating these charge pump signal PC and the addition charge pump signal PS and removing an unnecessary high frequency component The low pass filter 13 which outputs the oscillation control signal CO which gave the predetermined loop-formation time constant (henceforth, LPF), The voltage controlled oscillator 14 which a frequency is controlled by the value of the oscillation control signal CO, and outputs the oscillation signal PO (henceforth, VCO), When supply of the division ratio change signal CC from the dithering control section 2 is answered in the oscillation signal PO and the oscillation signal PO is predetermined center frequency The division ratio which a division ratio is controlled focusing on the basic division ratio which is a division ratio which generates the same dividing signal as a predetermined reference signal frequency, and outputs the dividing signal D is equipped with the adjustable adjustable frequency divider (henceforth, DIV) 15.

[0031] dithering -- a control section -- two -- a rise -- a signal -- UP -- / -- a down -- a signal -- DN -- every -- the -- one -- a pulse -- latching -- one time -- holding -- a division ratio -- a change -- a control signal -- CC -- outputting -- a latch circuit -- 21 -- a division ratio -- a change -- a control signal -- CC -- a value -- corresponding -- direct current voltage -- a signal -- it is -- addition -- charge -- a pump -- a signal -- PS -- outputting -- charge -- a pump -- a circuit -- (-- CP --) -- 22 -- having .

[0032] A latch circuit 21 is equipped with the NOR gate G1 which receives supply of the rise signal UP in the 1st input edge, connects the 2nd input edge to the outgoing end of the below-mentioned NOR gate G2, and outputs the division ratio change control signal CC from this outgoing end, and the NOR gate G2 which received supply of the down signal DN in the 2nd input edge, and connected the 1st input edge to the outgoing end of the NOR gate G1.

[0033] CP22 connects the source to a power source, and is equipped with P channel mold MOS transistor P21 which receives supply of the division ratio change control signal CC in the gate, and outputs the addition charge pump signal PS to it from a drain, and N channel mold MOS transistor N21 which connected the drain to the drain of a transistor P21, and connected the gate to touch-down for the source at the gate of a transistor P21, respectively. In addition, the actuation capacity of this CP22, i.e., the current serviceability in charge, and the current sink capacity in the case of a discharge are set up smaller than the actuation capacity of CP12 of the PLL section 1.

[0034] When actuation of the gestalt of this operation is explained with reference to drawing 2 which shows drawing 1 and each part wave by the timing diagram, first next, PFD11 of the PLL section 1 A phase comparison with the dividing signal D which returns from the reference signals R and DIV15 which receive supply from the exterior is performed. When the dividing signal D is behind the reference signal R corresponding to the comparison result and the dividing signal D is progressing the rise signal UP to reverse from the reference signal R, the down signal DN is outputted, respectively, and CP12 and the dithering control section 2 are supplied. Here, the value of rise signal UP / down signal DN is expressed as a pulse number (it is only called a pulse number below) corresponding to the phase contrast in a predetermined unit sampling period. That is, if this pulse number becomes large and phase contrast becomes small when phase contrast is large, a pulse number will decrease. When phase contrast is 0 when there is no phase contrast namely, as for the above-mentioned pulse number, both rise signal UP / down signal DN are set to 0. This condition is in the so-called phase lock condition (only henceforth a lock condition) of the PLL section 1.

[0035] Corresponding to the value of this rise signal UP, i.e., a pulse number, CP12 generates the forward

charge pump signal which is a direct-current-voltage signal of straight polarity to a predetermined reference value ($1/2VDD$ (supply voltage) takes after [expedient] explaining here), when the rise signal UP is supplied. When it puts in another way, this actuation is the charge to a charge pump signal line from a power source VDD, i.e., charge actuation. On the contrary, according to the value of this down signal DN, i.e., a pulse number, when the down signal DN is supplied, the negative charge pump signal which is a direct-current-voltage signal of negative polarity is generated to reference-value 0V (forward / **** charge pump signal is only called the charge pump signal PC below). When it puts in another way, this actuation is discharge to the touch-down from a charge pump signal line, i.e., discharge actuation. So far, it is the same as that of actuation of the conventional PLL section.

[0036] On the other hand, the latch circuit 21 of the dithering control section 2 latches the first transition of the pulse of the head of two or more pulses of carrier beam rise signal UP / down signal DN, i.e., the 1st pulse, for supply. For example, if the rise signal UP is supplied, the 1st pulse will be latched and the outgoing end of the NOR gate G21 will serve as L level. Therefore, the division ratio change control signal CC serves as L level. On the contrary, if the down signal DN is ***** (ed), the 1st pulse will be latched and, in the outgoing end of the NOR gate G22, L level, therefore the outgoing end of the NOR gate G21 will serve as H level. Therefore, the division ratio change control signal CC serves as H level.

[0037] CP22 of the dithering control section 2 outputs the addition charge pump signal PS of the value according to the level of the division ratio change control signal CC. For example, in the case of L level, the transistor P21 of CP22 flows [the value of the division ratio change control signal CC] corresponding to the rise signal UP, and since a transistor N21 is a cut off state, the value of the addition charge pump signal PS serves as H level near the level of a power source VDD. On the contrary, since the transistor P21 of CP22 intercepts [the value of the division ratio change control signal CC] corresponding to the down signal DN in the case of H level and a transistor N21 flows, the value of the addition charge pump signal PS serves as L level near touch-down level.

[0038] By the input side of LPF13, the charge pump signal PC and the addition charge pump signal PS are compounded, and it becomes the charge pump signal PCS, and inputs into LPF13. LPF13 outputs the oscillation control signal CO which gave the predetermined loop-formation time constant while it graduates the carrier beam charge pump signal PCS for supply and removes an unnecessary high frequency component, and it supplies it to VCO14.

[0039] VCO14 supplies this oscillation signal PO to DIV15 while it generates the oscillation signal PO with which the frequency was controlled by the electrical-potential-difference value of the carrier beam oscillation control signal CO in supply and outputs it outside.

[0040] Dividing of DIV15 is carried out by the division ratio which changed the oscillation signal PO by the division ratio change signal CC which carries out predetermined ratio part addition (+) and subtraction (-) a core [the basic division ratio set up beforehand], and it outputs the dividing signal D. That is, when the division ratio change signal CC is L level, it adds by the predetermined ratio from a basic division ratio, and when the division ratio change signal CC is H level, it subtracts by the predetermined ratio from a basic division ratio.

[0041] The basic division ratio of 1MHz and DIV15 is used for the frequency of 100MHz and a reference signal R, $\ast 1\text{MHz}$ is used [center frequency, the numerical example PO again used in the conventional example for convenience, i.e., the oscillation signal, of explanation,] for 100 and frequency modulation (dithering frequency) width of face, and actuation is explained.

[0042] If drawing 2 is referred to again, first, the dithering control section 2 shall not operate as an initial state, therefore the frequency of the oscillation signal PO shall be locked in center frequency of 100MHz, and the division ratio of DIV15 shall be set as 100 which is a basic division ratio. Therefore, the frequency of the dividing signal D is 1MHz, and this is the same as that of the frequency of a reference signal R. Since PFD11 does not have phase contrast between a reference signal R and the dividing signal D, neither rise signal UP nor / down signal DN are outputted. That is, the pulse number of rise signal UP / down signal DN is 0.

[0043] Next, suppose that the oscillation signal PO fell from center frequency, for example, was set to 99MHz at the time of T1 at a certain event. In this case, since 0.99MHz of dividing signals corresponding to the basic division ratio 100 in DIV15 is supplied to PFD11, from a reference signal R, a phase generates for example, four pulses as delay and a rise signal UP, and the dividing signal D supplies PFD11 to CP12 and the dithering control section 2. The down signal DN is not generated at this time. CP12 answers supply of the rise signal UP, and outputs the forward charge pump signal PC.

[0044] The latch circuit 21 of the dithering control section 2 latches the first transition of the pulse of the beginning of the rise signal UP, i.e., the 1st pulse, and, thereby, makes L level the division ratio change control signal CC.

[0045] L level of the division ratio change control signal CC is answered, and DIV15 is added to the basic

division ratio 100 one time, and sets a division ratio to 101. Thereby, the dividing signal D falls further from about $99 / 101 = 0.98\text{MHz}$, i.e., the frequency of a reference signal R. Therefore, PFD11 continues the output of the rise signal UP, and continues supplying it to CP12 and the dithering control section 2. Moreover, the latch circuit 21 of the dithering control section 2 continues the output of the division ratio change control signal CC of L level.

[0046] CP22 of the dithering control section 2 answers supply of the division ratio change control signal CC of L level, outputs the forward corresponding addition charge pump signal PS, supplies it to LPF13, is compounded with the charge pump signal PC from CP12 by the input side, and is inputted into LPF13 as a synthetic charge pump signal PCS. LPF13 outputs the oscillation control signal CO corresponding to carrier beam charge pump signal PCS, and supplies supply to VCO14. Since both the charge pump signal PC and the addition charge pump signal PS were straight polarity, as the synthetic charge pump signal PCS is straight polarity and it mentioned above, since actuation capacity is high, the direction of the charge pump signal PC raises the oscillation control signal CO (electrical potential difference) mainly according to the charge pump signal PC. VCO14 raises the frequency of the oscillation signal PO according to lifting of the oscillation control signal CO.

[0047] Thus, the frequency of the oscillation signal PO rises, and the above-mentioned actuation is continued until it reaches the immunity of about 101MHz PFD11 exceeding the center frequency of 100MHz. If the frequency of the oscillation signal PO reaches the above-mentioned immunity which is 101MHz, although supply of the rise signal UP is suspended, a latch circuit 21 will continue the maintenance condition of the rise signal UP, and, as for PFD11, will continue holding the division ratio change control signal CC on L level. Therefore, CP22 continues outputting the forward addition charge pump signal PS like before. Thereby, LPF13 raises the oscillation control signal CO further according to the forward addition charge pump signal PS, and VCO14 raises the frequency of the oscillation signal PO according to lifting of this oscillation control signal CO.

[0048] Consequently, if the frequency of the oscillation signal PO exceeds the upper limit of the above-mentioned immunity which is 101MHz, PFD11 will begin to output the down signal DN, and will supply it to the latch circuit 21 of CP12 and the dithering control section 2 (T3). CP12 answers supply of the down signal DN, and outputs the negative charge pump signal PC.

[0049] A latch circuit 21 latches the first transition of the pulse of the beginning of the down signal DN, i.e., the 1st pulse, and, thereby, makes H level the division ratio change control signal CC.

[0050] H level of the division ratio change control signal CC is answered, and DIV15 is subtracted from the basic division ratio 100 one time, and sets a division ratio to 99. Thereby, the dividing signal D goes up further from about $101 / 99 = 1.02\text{MHz}$, i.e., the frequency of a reference signal R. Therefore, PFD11 continues the output of the down signal DN, and continues supplying it to CP12 and a latch circuit 21. Moreover, a latch circuit 21 continues the output of the division ratio change control signal CC of H level.

[0051] CP22 of the dithering control section 2 answers supply of the division ratio change control signal CC of H level, outputs the negative corresponding addition charge pump signal PS, supplies it to LPF13, is compounded with the negative charge pump signal PC from CP12 by the input side, and is inputted into LPF13 as a negative synthetic charge pump signal PCS. LPF13 outputs the oscillation control signal CO which descended supply corresponding to the carrier beam negative charge pump signal PCS, and supplies it to VCO14. VCO14 drops the frequency of the oscillation signal PO according to descent of the oscillation control signal CO.

[0052] Thus, the frequency of the oscillation signal PO descends, and the above-mentioned actuation is continued until it reaches the immunity of about 99MHz PFD11 exceeding the center frequency of 100MHz. If the frequency of the oscillation signal PO reaches the above-mentioned immunity which is 99MHz, although supply of the down signal DN is suspended, a latch circuit 21 will continue the maintenance condition of the down signal DN, and, as for PFD11, will continue holding the division ratio change control signal CC on H level. Therefore, CP22 continues outputting the negative addition charge pump signal PS like before. Thereby, LPF13 drops the oscillation control signal CO further according to the negative addition charge pump signal PS, and VCO14 drops the frequency of the oscillation signal PO according to descent of this oscillation control signal CO.

[0053] Consequently, if the frequency of the oscillation signal PO becomes below the minimum of the above-mentioned immunity which is 99MHz, again, PFD11 will begin to output the rise signal UP, and will supply it to the latch circuit 21 of CP12 and the dithering control section 2 (T four). CP12 answers supply of the rise signal UP, outputs the forward charge pump signal PC, and raises again the frequency of the oscillation signal PO from VCO14.

[0054] The above actuation is repeated and dithering of the oscillation signal PO is carried out by 99-101MHz of desired spectrum spaces. Consequently, as the Prior art explained, the energy of the clock noise which was being concentrated on 100MHz is diffused in 99-101MHz, and the spectrum level of a clock noise can be

reduced.

[0055] When drawing 3 which shows actuation of the gestalt of this operation in the graph and spectrum drawing of a time amount pair oscillation frequency is referred to, the operating characteristic of the gestalt of this operation It changes according to the actuation capacity of CP12 and CP22 of the dithering control section 2. As for the graph of a time amount pair oscillation frequency when actuation capacity is high and spectrum drawing, drawing 3 (C), and (D), drawing 3 (A) and (B) show the graph and spectrum drawing of a time amount pair oscillation frequency when actuation capacity is low, respectively. When the actuation capacity of CP12 and CP22 is high, a dithering period becomes short, and when actuation capacity is low, a dithering period becomes long at reverse. On the other hand, in any case, spectral characteristics are almost the same, therefore the noise reduction effectiveness is also almost the same, and it can be said that change timing is suitable. It can be said that there is almost no effect on [from this] the deviation from the suitable change timing by change of the actuation capacity of these CP12 and CP22, i.e., noise reduction effectiveness.

[0056] In addition, the level of each frequency (300MHz, 500MHz, ...) component of the noise spectrum after [expedient] explaining here is collectively expressed as the frequency of a fundamental wave.

[0057] Since a dithering control section latches the 1st pulse of the rise signal / down signal which PFD outputs and makes latch timing of this 1st pulse division ratio change timing with the gestalt of this operation as explained above Complicated thing adjustment of analog circuits, such as LPF needed in the conventional PLL circuit, and the division ratio change timing by simulation becomes unnecessary, and circuits, such as a counter for timing settings, also become unnecessary, and circuit magnitude can be reduced.

[0058] Next, when drawing 4 which gives common reference characters/figure to drawing 1 and a common component, and shows the gestalt of operation of the 2nd of this invention with a block similarly is referred to, the point of difference with the gestalt of the 1st operation of the above-mentioned of the gestalt of this operation shown in this drawing is having PLL section 1A which deleted CP12 instead of the PLL section 1.

[0059] Therefore, the input signal to LPF13 turns into the addition charge pump signal PS. If the actuation capacity of CP22 can drive LPF13 enough so that clearly also from explanation of the gestalt of the 1st operation, it can operate enough by the addition charge pump signal PS.

[0060] Since CP12 becomes unnecessary with the gestalt of this operation, it is being able to reduce circuit magnitude compared with the gestalt of the 1st operation, and being able to reduce the necessary area when integrated-circuit-izing.

[0061]

[Effect of the Invention] As explained above, the PLL circuit of this invention The adjustable frequency divider which carries out adjustable dividing so that each frequency of the 1st [which carried out dividing of this oscillation signal by the 1st and 2nd division ratios, respectively], and 2nd dividing signals may become equal to the frequency of a reference signal when an oscillation signal is minimum and upper limit each frequency of frequency modulation width of face, The phase detector which outputs the rise signal or down signal which is a pulse signal which performed the phase comparison of a reference signal and a dividing signal, and corresponded, respectively (PFD), Since it has the dithering control section which controls dithering by outputting the division ratio change control signal controlled to answer supply of a rise signal, to set it as the 1st division ratio, to answer supply of a down signal, and to set it as the 2nd division ratio Since the 1st pulse of the rise signal / down signal which PFD outputs is latched and latch timing of this 1st pulse is made into division ratio change timing, the certainly optimal change timing is obtained and there is flume *****.

[0062] Moreover, complicated thing adjustment of analog circuits, such as LPF needed in the conventional PLL circuit, and the division ratio change timing by simulation becomes unnecessary, and circuits, such as a counter for timing settings, also become unnecessary, and it is effective in circuit magnitude being reducible.

[Translation done.]

* NOTICES *

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the gestalt of operation of the 1st of the PLL circuit of this invention.

[Drawing 2] It is the timing diagram which shows an example of the actuation in the PLL circuit of the gestalt of this operation.

[Drawing 3] It is the graph and spectrum drawing of a time amount pair oscillation frequency showing an example of the actuation in the PLL circuit of the gestalt of this operation.

[Drawing 4] It is the block diagram showing the gestalt of operation of the 1st of the PLL circuit of this invention.

[Drawing 5] Usually, it is the graph and spectrum drawing of a time amount pair oscillation frequency showing an example of the actuation in a PLL circuit.

[Drawing 6] It is the block diagram showing an example of the conventional PLL circuit.

[Drawing 7] It is the timing diagram which shows an example of the actuation in the conventional PLL circuit.

[Drawing 8] It is the graph and spectrum drawing of a time amount pair oscillation frequency showing an example of the actuation in the conventional PLL circuit.

[Description of Notations]

1 1A The PLL section

2 Dithering Control Section

3 Modulation Circuit

11 PFD

12,22 CP

13 LPF

14 VCO

15 DIV

21 Latch Circuit

31 Modulation Counter

G21, G22 NOR gate

P21, N21 Transistor

[Translation done.]